Opens cadence.wd1.myworkdayjobs.com in a new tab
What You'll Do
- Designing and implementing protocol functionality in AMBA AVIP Developing and debugging BFMs, transactors, and associated software interfaces Ensuring correctness, performance, and scalability in emulation and acceleration flows Collaborating with cross‑functional teams Participating in feature bring‑up, regression, and release activities Supporting customer issues, reproducing problems, and delivering fixes GUI based performance analysis tool development Job Qualifications: Strong fundamentals in digital design, computer architecture, and system‑level verification Experience with hardware description languages (SystemVerilog/Verilog) and/or C/C++ Understanding of standard interconnect and bus architectures (e.g., AMBA, UFS/Unipro/MPhy) Familiarity with emulation, acceleration, or hybrid verification flows is a strong plus Good debugging skills using waveforms, logs, and protocol analyzers Ability to work across hardware and software boundaries We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
616 positions
Job ID
/job/GYEONGGI-DO-Seoul/Sr-Principal-Software-Engineer_R54078
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Senior Staff Performance Engineer
San Jose, California, United States|Other
Micron Technology
Intern - Memory Design Engineer, HBM
Richardson, TX|Other
Micron Technology
MGR, OMT TECHNOLOGY PI3 CELL-1
Miaoli - Tongluo, Taiwan|Other
Micron Technology
MANAGER, FE GLOBAL MANUFACTURING ENGINEERING
2 Locations|Other