Opens cadence.wd1.myworkdayjobs.com in a new tab
What You'll Do
- Work on test chip package design SI/PI optimization and verification. • Work on evaluation board design optimization for best SI/PI performance. • Provide extracted and measured channel models for chip designers in the R&D team. • Help with package and PCB SI/PI design guidelines and customer support on SI/PI related inquiries. • Review customer package and board designs and simulation results.
- Help with providing feedback to customers to ensure best possible performance of our IP in their ASIC. • Work on link performance simulations using S-parameter channel models and IBIS-AMI behavioral models. • Help with SI/PI related debug of test chips or customer ASICs in the lab.
- Position Requirements: • M.S. or Ph.D.
- Electrical Engineering (or similar degree) • 3+ years of experience preferably working with high speed SerDes and PHYs • Good understanding of high speed SerDes architecture • Hands on lab experience with instruments like high speed oscilloscopes, TDRs, VNAs, spectrum analyzers, etc. • Fluent with using 3D and 2.5D extraction tools like Sigrity Clarity/PowerSI or Ansys HFSS/SIwave • Experience with IBIS-AMI model simulations • Experience with simulation result to lab measurement correlation • Good understanding of PCB and FCBGA design rules and requirements • Strong debugging and problem-solving skills • Excellent communication and presentation skills to effectively communicate with both customers and internal stake holders The annual salary range for California is $154,000 to $286,000.
- You may also be eligible to receive incentive compensation: bonus, equity, and benefits.
- Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure.
- Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.
- Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
- We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
More from Cadence Design Systems (614 roles)
Cadence Design Systems
Ontologies & Knowledge Graphs (Agentic AI, Surrogates, Physical AI)
PUNE 05|Other
Cadence Design Systems
Ontologies & Knowledge Graphs (Agentic AI, Surrogates, Physical AI)
PUNE 05|Other
Cadence Design Systems
Software Engineer II: R&D Hardware Verification
BELO HORIZONTE|Verification
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
614 positions
Job ID
/job/SAN-JOSE/Sr-Principal-SI-PI-Engineer_R54206
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Staff Engineer, ML Profiling Tools
San Jose, California, United States|Other
Samsung Semiconductor
Senior Staff Engineer, Thermal Simulation
San Jose, California, United States|Other
Samsung Semiconductor
Senior Engineer, SSD Qualification
San Jose, California, United States|Other
Samsung Semiconductor
Principal Engineer, Architecture & Performance Research for Data Center and Agentic AI CPU
San Jose, California, United States|Other