Opens cadence.wd1.myworkdayjobs.com in a new tab
Overview
- At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
- 12-14 yrs of work experiences in VLSI domain with Master’s/bachelor’s degree in engineering Strong expertise in Verilog, HVL(SV, Specman e) with UVM/OVM/eRM methodology Expertise in assertions development/closure, constraint randomization, functional and code coverages, formal verification Expertise in test-bench development Strong RTL and GLS (w/ or w/o SDF) sim debug skills Should be able to manage project schedule and delivery independently Should be good in Perl/Tcl scripting and automation We’re doing work that matters.
- Help us solve what others can’t.
Tools & Skills
Languages
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
145 positions
Job ID
/job/BANGALORE/Sr-Principal-Design-Engineer_R50559
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — free
