Sr. Principal AE - Verification IP, HPC Protocols
Opens cadence.wd1.myworkdayjobs.com in a new tab
What You'll Do
- Conduct product demonstrations, manage customer evaluations, and run benchmarks to prove tool value Deploy and integrate VIP into customer environments Partner with Sales and Marketing to understand customer requirements and drive business closure Effectively communicate with customers and PE/R&D teams and get an alignment on the requirements Mentor junior engineers and provide technical training to customers to foster excellence and product adoption VIP AI Technology Enablement for Customers Build customer trust and relationship by delivering quality and timely solutions Participate in evaluation and win new business Experience and Technical Skills required : 8+ years of Design Verification Experience Experience with PCIe, CXL, UCIe, UALink, UEC protocols knowledge Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field.
- Strong programming skills in Verilog, SystemVerilog and UVM Advanced skills in debugging pre-silicon verification failures using waveform viewers and simulation analysis tools Excellent communication skills and the ability to thrive in a team-oriented environment Self-motivated, with a proactive approach to problem solving, continuous learning, and innovation The annual salary range for California is $143,500 to $266,500.
- You may also be eligible to receive incentive compensation: bonus, equity, and benefits.
- Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure.
- Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.
- Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
- We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Salary range
₹5-12 LPA to ₹40-70 LPA
Open roles at Cadence Design Systems
658 positions
Job ID
/job/SAN-JOSE/Application-Engineer---Verification-IP_R53709
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Verification roles
Micron Technology
Staff Design Verification Engineer, HBM
Richardson, TX|Verification
Micron Technology
Engineer - Design Verification
Hyderabad - Phoenix Aquila, India|Verification
Analog Devices
Senior Engineer, Design Verification Engineering
Philippines, Bonifacio Global City|Verification
Analog Devices
Senior Design Verification Engineer
US, TX, Dallas, Tollway|Verification