Opens cadence.wd1.myworkdayjobs.com in a new tab
About This Role
- Developing and validating new solutions to Jasper, a formal verification tool that's the leader in the market Collaborating with team on pushing the boundary for next level technologies on formal engines, HDL synthesis, graph modeling and other challenging problems.
- Working alongside talented people that will foster your growth and help you excel.
- Requirements : Complete Bachelor’s in Computer science, computer engineering, electrical engineering or equivalent experience.
- Solid advanced data structures and algorithms knowledge.
- Solid advanced knowledge in graphs.
- Good knowledge of the C++ programming language.
- Good spoken and written English.
- Nice to have : Knowing the basics of formal methods is a plus.
- Experience with formal verification and/or simulation.
- Knowledge/Experience EDA and VLSI design, including Verilog and VHDL languages.
- Additional Job Details: Employment category: CLT Employment term: 40 hours/week.
- Location: Av Contorno 5800, Belo Horizonte, Minas Gerais Brazil.
- About Cadence Design Systems: Cadence is the only company that provides the expertise and tools, IP, and hardware required for the entire electronics design chain, from chip design to chip packaging to boards and to systems.
- We enable electronic systems and semiconductor companies to create innovative products that transform the way people live, work, and play.
- Our products are used in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments.
- For more information, access http://www.cadence.com .
- We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
More from Cadence Design Systems (614 roles)
Cadence Design Systems
Ontologies & Knowledge Graphs (Agentic AI, Surrogates, Physical AI)
PUNE 05|Other
Cadence Design Systems
Ontologies & Knowledge Graphs (Agentic AI, Surrogates, Physical AI)
PUNE 05|Other
Cadence Design Systems
Software Engineer II: R&D Hardware Verification
BELO HORIZONTE|Verification
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
614 positions
Job ID
/job/BELO-HORIZONTE/Software-Engineer-I--Jasper-R-D_R55752
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Staff Engineer, ML Profiling Tools
San Jose, California, United States|Other
Samsung Semiconductor
Senior Staff Engineer, Thermal Simulation
San Jose, California, United States|Other
Samsung Semiconductor
Senior Engineer, SSD Qualification
San Jose, California, United States|Other
Samsung Semiconductor
Principal Engineer, Architecture & Performance Research for Data Center and Agentic AI CPU
San Jose, California, United States|Other