Opens cadence.wd1.myworkdayjobs.com in a new tab
What You'll Do
- Perform Signal Integrity (SI) and Power Integrity (PI) analysis in both time and frequency domains to support customer design validation and sign-off Apply SI/PI methodologies including IBIS, TDR, impedance control, transmission line theory, and Power Distribution Network (PDN) characterisation across IC package and PCB designs Conduct IR drop and AC-level PDN optimisation to meet target impedance and power ripple requirements on customer use cases Design and configure system-level, time-domain test benches incorporating IBIS-AMI models and interconnect structures for high-speed protocol sign-off (LPDDR5, UCIe, CEI-OIF, and others) Collaborate with customers to analyse IC packages and PCBs using the latest interconnect technologies, including DDR5/LPDDR5 and PCIe 5 Drive technical campaigns and software evaluations with customers, delivering clear and compelling technical presentations to varied audiences Train and onboard new customers on Sigrity SI/PI analysis workflows and Clarity 3D full-wave electromagnetic (EM) extraction Partner with internal sales, product engineering, and R&D teams to develop and deliver tailored, customer-focused technical solutions Build trusted relationships with customers across France, spending time on-site to understand and address their specific design challenges Contribute to the global Application Engineering community by sharing technical insights and best practices with international colleagues Job Qualifications: Master’s degree in Electrical Engineering , Electronics Engineering, or equivalent professional experience 3–6 years of experience in Signal Integrity, Power Integrity, or a closely related electromagnetic design role Solid background in EDA tools with applied knowledge of IC package and PCB design methodologies Proficiency in SI/PI simulation workflows, including PDN analysis, high-speed protocol characterisation , and 2.5D/3D EM model extraction Fluency in French and English (both written and spoken) - direct customer engagement in French is essential, with internal collaboration conducted in English Valid work and residence permit in France Additional Skills/Preferences: Hands-on experience with Cadence Sigrity tools and/or the Clarity 3D electromagnetic solver Familiarity with thermal analysis methodologies alongside SI/PI workflows Experience presenting technical content to both technical and non-technical audiences in a customer-facing or pre-sales environment Exposure to emerging high-speed interconnect standards such as UCIe or CEI-OIF Cadence is committed to equal employment opportunity and employment equity throughout all levels of the organization.
- We strive to attract a qualified and diverse candidate pool and encourage diversity and inclusion in the workplace.
- Travel: Regular local travel within France to visit customers on-site (~20–30% of working time).
- We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
637 positions
Job ID
/job/VELIZY-Paris/Signal-and-Power-Integrity-Lead-Application-Engineer_R55220
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Staff Technical Program Manager
San Jose, California, United States|Other
Samsung Semiconductor
Staff Engineer, SRAM Circuit Design
San Jose, California, United States|Other
Samsung Semiconductor
Senior Manager, Market Intelligence
San Jose, California, United States|Other
Samsung Semiconductor
Manager, Memory Sales
San Jose, California, United States|Other