Opens cadence.wd1.myworkdayjobs.com in a new tab
Overview
- At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
- Position Description Developing precise test cases for FILL/DRC/LVS rules based on foundry decks with good quality by Virtuoso Working closely with PE and R&D for new features/enhancements of Pegasus DRC/FILL/LVS/PERC including deck coding/QC pattern generation Assuring the quality of physical validation tool Pegasus by analyzing existing test suites Validating code changes and integrating customer cases as part of regression test suite Requirements Good at Virtuoso for simple pattern creation (familiar with SKILL is a plus) With experience in developing and supporting physical verification activities in FILL/DRC/LVS area Solid knowledge of foundry layout rules and device identification concepts Working experience with UNIX and knowledge for shell/tcl scripting languages (familiar with Perl and/or python is a plus) Should be able to work independently and have adequate personality & communication skills to cooperate with cross functional groups We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
658 positions
Job ID
/job/HSINCHU/Product-Validation-Engineer-II_R53149
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Staff Technical Program Manager
San Jose, California, United States|Other
Samsung Semiconductor
Associate, Executive Administration
San Jose, California, United States|Other
Micron Technology
STAFF ENGINEER GFAC SASIA - ELECTRICAL
Fab 10A, Singapore|Other
Micron Technology
TEST HBM DATA ANALYST
Taichung - MTB, Taiwan|Other