Opens cadence.wd1.myworkdayjobs.com in a new tab
What You'll Do
- Own first‑silicon bring‑up, characterization, and debug for large SoCs Drive yield learning and yield ramp into high‑volume manufacturing Lead silicon reliability and qualification activities (JEDEC requirements) Analyze failures across test, design, process, and packaging; drive root cause and fixes Define binning, guard‑banding, and product readiness criteria Partner with foundries, OSATs, and manufacturing teams for production execution Support field quality, customer escalations, and long‑term product health Act as a key technical leader across design, test, reliability, and operations teams Job Qualifications: 12+ years of experience in product, yield, or silicon engineering Proven ownership of large, complex SoCs from bring‑up through production Strong experience with silicon debug, yield analysis, and manufacturing flows Hands‑on exposure to reliability qualification and failure analysis Ability to lead cross‑functional teams and drive execution under schedule pressure Experience working with offshore manufacturing partners (e.g., Taiwan) is a plus We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
143 positions
Job ID
/job/HSINCHU/Product-Engineering-Architect_R53882
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Broadcom
Senior-level Technical Writer
USA-TX Plano Legacy Drive Suite 700|Other
Broadcom
Wafer Qualification, Reliability and Failure Analysis Engineering
2 Locations|Other
Samsung Semiconductor
Sr. Sales Manager-Key Accounts Team
Washington|Other
Samsung Semiconductor
Senior Staff Technical Program Manager
San Jose, California, United States|Other