Principle Application Engineer - Verification
Opens cadence.wd1.myworkdayjobs.com in a new tab
Nice to Have
- Experience with AI/ML hardware verification or high‑bandwidth compute subsystems.
- Familiarity with Python, Perl, or shell scripting for automation.
- Exposure to post‑silicon validation flows.
- Understanding of DFT concepts and scan/MBIST interactions.
- We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Salary range
₹5-12 LPA to ₹40-70 LPA
Open roles at Cadence Design Systems
630 positions
Job ID
/job/SHANGHAI/Principle-Application-Engineer---Verification_R53214
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Verification roles
Micron Technology
STAFF ANALOG/AMS VERIFICATION ENGINEER - HBM
Jalisco, Mexico|Verification
Micron Technology
Staff Engineer - ASIC SOC Verification
Hyderabad - Skyview, India|Verification
Analog Devices
Principal Design Verification Engineer
Spain, Valencia, Cortes Valencianas|Verification
Marvell Technology
Director, Design Verification
Santa Clara, CA|Verification