Opens cadence.wd1.myworkdayjobs.com in a new tab
About This Role
- Work in a team environment creating and implementing 3DIC reference flows and designs.
- Use Allegro Package Designer (APD) with experience routing laminates and RDL designs, coding technology files, creating rules and constraints, handling Ravel coding for 3D rules, and implementing bond wires, bumps and 3D structures and designs.
- Use Allegro SKILL for scripting and automation.
- Experience with creating Virtuoso-ready APD package files a must.
- Expertise with packaging formats, including GDS, Gerber, IPC and DXF, both for import and export.
Benefits
- Location: Av Contorno 5800, Belo Horizonte, Minas Gerais, Brazil.
- Cadence is the only company that provides the expertise and tools, IP, and hardware required for the entire electronics design chain, from chip design to chip packaging to boards and to systems.
- We enable electronic systems and semiconductor companies to create innovative products that transform the way people live, work, and play.
- Our products are used in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments.
- For more information, access http://www.cadence.com We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
641 positions
Job ID
/job/BELO-HORIZONTE/Principle-APD-Solutions-Engineer_R53594
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Staff Engineer, AI System Architect (Hardware)
San Jose, California, United States|Other
Samsung Semiconductor
Sr. Director, Sales
Washington|Other
Samsung Semiconductor
Software Engineer, Trace-Driven Simulator Development
San Jose, California, United States|Other
Samsung Semiconductor
Principal Engineer, CPU Architecture & Performance Research
San Jose, California, United States|Other