Principal Design Engineer

Opens cadence.wd1.myworkdayjobs.com in a new tab

Overview

  • At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
  • BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.
  • 7+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.
  • Design Verification experience verifying complex designs and leading projects from concept to verification closure.
  • Strong hands-on UVM and SystemVerilog coding experience and functional verification environment development is required.
  • Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.
  • We’re doing work that matters.
  • Help us solve what others can’t.

Tools & Skills

Languages

Sourced directly from Cadence Design Systems’s career page

Your application goes straight to Cadence Design Systems.

Specialisation
Open roles at Cadence Design Systems
145 positions
Job ID
/job/PUNE-04/Principal-Design-Engineer_R52319-1

Get matched to roles like this

Upload your resume once. We’ll notify you when matching roles open up.

Join talent pool — free

Similar Other roles