Opens cadence.wd1.myworkdayjobs.com in a new tab
Overview
- At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
About This Role
- Design and lead high speed IP (GDDR7,DDR5,LPDDR6) development.
- Need to be a strong individual contributor in analog domain.
- Will be required to participate in all aspects of development – analog design, layout, digital design, documentation, and silicon validation.
- Would be required to participate in customer facing discussions.
- Requirements B.Tech/BE/ME/Mtech Exp - 5 +yrs • Hands on design experience and leading GDDR/DDR/LPDDR IP’s • Must have participated in full cycles of analog IP creation – right from spec to silicon debug and char • Must have good communication skills and should be team player. • Working experience in GDDR, DDR, LPDDR) development is must We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
637 positions
Job ID
/job/BANGALORE/Principal-Design-Engineer_R55263
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Staff Technical Program Manager
San Jose, California, United States|Other
Samsung Semiconductor
Staff Engineer, SRAM Circuit Design
San Jose, California, United States|Other
Samsung Semiconductor
Senior Manager, Market Intelligence
San Jose, California, United States|Other
Samsung Semiconductor
Manager, Memory Sales
San Jose, California, United States|Other