Opens cadence.wd1.myworkdayjobs.com in a new tab
Qualifications
- BS in Electrical Engineering with a minimum of 7 years of experience OR MS with a minimum of 5 years of experience OR PhD with a minimum 1 year of experience Experience with Cadence tools such as Innovus, Tempus, QRC, Voltus and Pegasus Experience with advanced technologies like 5nm, 3ns and 2nm nodes Experience using Linux servers, Script development using Shell/Perl/TCL Detailed knowledge about industry standard interfaces such as PCI Express, DDR, LPDDR, SRAM, UCIe, etc.
- The annual salary range for California is $140,000 to $260,000.
- You may also be eligible to receive incentive compensation: bonus, equity, and benefits.
- Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure.
- Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.
- Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
- We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
616 positions
Job ID
/job/SAN-JOSE/Principal-Design-Engineer_R56204
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Senior Staff Performance Engineer
San Jose, California, United States|Other
Micron Technology
Intern - Memory Design Engineer, HBM
Richardson, TX|Other
Micron Technology
MGR, OMT TECHNOLOGY PI3 CELL-1
Miaoli - Tongluo, Taiwan|Other
Micron Technology
MANAGER, FE GLOBAL MANUFACTURING ENGINEERING
2 Locations|Other