Lead Solutions Engineer – Runset Enablement (Physical Verification)
Opens cadence.wd1.myworkdayjobs.com in a new tab
What You'll Do
- Lead development and validation of Pegasus DRC and LVS runsets for advanced nodes.
- Architect automation frameworks for regression execution, issue detection, and validation reporting.
- Collaborate with R&D to resolve CCRs, influence product roadmap, and implement performance improvements.
- Provide technical enablement and support for customers on tool usage and advanced methodologies.
- Mentor junior engineers and establish best practices for runset development and QA.
- Work closely with internal teams to ensure timely delivery of verification solutions.
- Qualifications MS degree with 5+ years of experience or PhD with 3+ years in Electrical Engineering, Computer Science, or related field.
- Strong understanding of semiconductor design and physical verification flows.
- Experience and Technical Skills Proven expertise in developing and validating DRC and LVS runsets for Pegasus or similar tools (Calibre, ICV, Assura).
- Good-to-have: Experience with PERC and Fill runsets .
- Deep knowledge of advanced process technologies and methodologies (Ground Rules, SmartFill, ESD).
- Proficiency in scripting languages (TCL, Python, Perl) and Linux/Unix environments.
- Familiarity with chip fabrication processes and multi-die integration challenges.
- Experience in automation frameworks for regression and validation.
- Behavioral Skills Strong leadership and mentoring capabilities.
- Excellent written, verbal, and presentation skills.
- Ability to influence cross-functional teams and drive strategic initiatives.
- Innovative mindset to explore unconventional solutions and optimize workflows.
- Operate with integrity and foster collaboration across global teams.
- Cadence is committed to equal employment opportunity and employment equity throughout all levels of the organization.
- We strive to attract a qualified and diverse candidate pool and encourage diversity and inclusion in the workplace.
- We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Salary range
₹5-12 LPA to ₹40-70 LPA
Open roles at Cadence Design Systems
658 positions
Job ID
/job/AUSTIN/Lead-Solutions-Engineer---Runset-Enablement--Physical-Verification-_R52311
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Verification roles
Micron Technology
Staff Design Verification Engineer, HBM
Richardson, TX|Verification
Micron Technology
Engineer - Design Verification
Hyderabad - Phoenix Aquila, India|Verification
Analog Devices
Senior Engineer, Design Verification Engineering
Philippines, Bonifacio Global City|Verification
Analog Devices
Senior Design Verification Engineer
US, TX, Dallas, Tollway|Verification