Opens cadence.wd1.myworkdayjobs.com in a new tab
What You'll Do
- System level validation of features across HSV Palladium, Protium, and Solutions Products/Protocols for assigned flows Develop and execute validation plans, test specifications, and regression strategies.
- Analyze regression failures and drive issue resolution with R&D teams.
- Develop, maintain, and support automated test harness and environments for HSV MMP/Solutions products.
- Support release readiness activities, weekly releases, EHF releases, and ISR validation.
- Participate in customer issue reproduction, debug, and validation activities.
- Track quality metrics, coverage, and release risks.
- Expected Technical Skills Strong SystemVerilog/UVM verification knowledge.
- Debugging and failure analysis skills.
- Linux/Unix environment proficiency.
- Scripting experience (Python, Tcl, Shell).
- Jira/CCR workflow knowledge.
- Test automation and regression infrastructure experience.
- Understanding of emulation/prototyping platforms and validation flows.
- Job Expectations Independently own medium to large validation projects.
- Create validation strategies and test plans with minimal supervision.
- Drive cross-functional issue resolution with R&D, Release, PE, and Customer teams.
- Improve productivity through automation and process improvements.
- Present status, risks, and quality metrics to management.
- Desired Experience BS/MS in EE, CE, or CS.
- Several years of verification/validation experience.
- Experience with protocol/IP validation, software validation, or system-level testing.
- Strong written and verbal communication skills.
- We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
More from Cadence Design Systems (614 roles)
Cadence Design Systems
Ontologies & Knowledge Graphs (Agentic AI, Surrogates, Physical AI)
PUNE 05|Other
Cadence Design Systems
Ontologies & Knowledge Graphs (Agentic AI, Surrogates, Physical AI)
PUNE 05|Other
Cadence Design Systems
Software Engineer II: R&D Hardware Verification
BELO HORIZONTE|Verification
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
614 positions
Job ID
/job/ZHUBEI-01/Lead-Product-Validation-Engineer_R56177
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Staff Engineer, ML Profiling Tools
San Jose, California, United States|Other
Samsung Semiconductor
Senior Staff Engineer, Thermal Simulation
San Jose, California, United States|Other
Samsung Semiconductor
Senior Engineer, SSD Qualification
San Jose, California, United States|Other
Samsung Semiconductor
Principal Engineer, Architecture & Performance Research for Data Center and Agentic AI CPU
San Jose, California, United States|Other