Opens cadence.wd1.myworkdayjobs.com in a new tab
Nice to Have
- Experience developing or using AVIP (Accelerated VIP) solutions Experience with end-to-end system validation flows (simulation → emulation → prototyping) Knowledge of UVM and verification frameworks Knowledge of Qemu/Gem5 or other system emulation projects Experience with multi-language environments (SV + C/C++ + Python) Familiarity with Emulation/Prototyping flows Exposure to AI/ML techniques applied to verification or tooling Strong problem-solving skills and ability to work independently Soft Skills Excellent English communication skills (both verbal and written) are required.
- Strong learning capability and adaptability to new technologies Ability to collaborate across global teams Proactive mindset in problem solving and customer engagement We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
641 positions
Job ID
/job/SHANGHAI/Lead-Design-Engineer-Virtual-Solution-_R54953
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Micron Technology
Values & Culture Transformation, Director
Fab 10A, Singapore|Other
Micron Technology
Staff/Senior PAC (Pump, Abatement, and Chiller) Engineer
Boise, ID - Main Site|Other
Micron Technology
IT Disaster Recovery Program Manager
Jalisco, Mexico|Other
Micron Technology
ENGINEER, PACKAGE DEVELOPMENT ENGINEERING, PACKAGE SILICON INTEGRATION
MSB, Singapore|Other