Design Verification Lead Engineer

What You'll Do

• Technical Execution: Developing and executing detailed verification plans (vPlans) using Cadence vManager.
• Environment Development: Develop UVM scoreboards, monitors, and complex functional coverage models for multi-protocol or processor-specific interfaces.
• Debug & Triage: Lead the debug of complex RTL failures and coordinate with design engineers to resolve microarchitectural bugs.
• Regression Management: Manage automated regression environments (e.g., Jenkins) and ensure targets for code and functional coverage are met.
• Project Tracking: Responsible for technical alignment, project planning, and progress tracking for the verification lifecycle.
• Required Qualifications: B.S/M.S in EEE with 5–8+ years of hands-on experience in VLSI design verification.
• Strong command of SystemVerilog Assertions (SVA) , constraint randomization, and UVM.
• Experience with processor integration (e.g., RISC-V or ARM) and industry-standard protocols like AMBA/PCIe.
• Expertise in scripting (Perl, Python, or Tcl) for verification flow automation.
• We’re doing work that matters.
• Help us solve what others can’t.