Opens cadence.wd1.myworkdayjobs.com in a new tab
About This Role
- The candidate will be responsible for driving customer engagement on parasitic extraction solutions, including transistor-level and cell-level extraction, RC/RLC analysis, and signoff validation using Quantus.
- The candidate will work closely with customers to analyze and resolve complex technical issues, ensuring high-quality extraction results and successful tape-outs.
- The candidate will serve as a key interface between customers, AE teams, and R&D, facilitating efficient communication, feedback loop, and issue resolution.
- The candidate will support methodology setup and deployment, including flow enablement, best practices, and usage guidance for parasitic extraction and related design flows.
- The candidate will participate in customer training, technical reviews, and solution delivery, ensuring effective adoption of Quantus solutions.
- The candidate will have the opportunity to work on advanced-node designs, large-scale parasitic networks, and next-generation EDA technologies.
- Primary Responsibilities: o Provide technical support and engagement for parasitic extraction flows, including flow enablement and methodology deployment o Work with customers to analyze design challenges and provide professional guidance and solutions o Act as the primary interface between customers, AE teams, and R&D to drive issue resolution and feature improvements o Support customer training activities and provide best practices for tool usage and design flows o Assist in debugging complex design or flow issues and ensure timely resolution o Participate in technical reviews and support customer tape-out readiness o Contribute to internal knowledge base, documentation, and methodology development Requirement: B.S/M.S in Microelectronics, Electronics, Electrical, Communication Engineering (or similar degree) with 3+ years of relevant industry experience.
- Strong understanding of ASIC design flow, including parasitic extraction, post-layout simulation, and signoff methodologies.
- Familiar with EDA tools such as Quantus/QRC, Virtuoso, or Innovus.
- Strong debugging and problem-solving skills with the ability to analyze complex design behaviors.
- Basic programming and scripting skills (e.g., Python, shell, or Tcl) with the ability to develop simple automation or data analysis scripts.
- Experience in customer engagement, technical support, or cross-functional collaboration with AE/R&D teams is highly preferred.
- Able to manage multiple tasks and priorities and work effectively in a fast-paced environment.
- Strong communication and collaboration skills, with good English communication ability.
- We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
637 positions
Job ID
/job/SHANGHAI/Customer-Engagement-Engineer-II_R55186
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Staff Technical Program Manager
San Jose, California, United States|Other
Samsung Semiconductor
Staff Engineer, SRAM Circuit Design
San Jose, California, United States|Other
Samsung Semiconductor
Senior Manager, Market Intelligence
San Jose, California, United States|Other
Samsung Semiconductor
Manager, Memory Sales
San Jose, California, United States|Other