Opens cadence.wd1.myworkdayjobs.com in a new tab
What You'll Do
- Lead ATE test development for wafer sort (CP) and final test (FT) Drive first‑silicon bring‑up, debug, and characterization Define test coverage, binning, guard‑banding, and production release criteria Analyze yield and failure data; drive test‑related yield and quality improvements Partner with DFT, design, OSATs, and test houses to ensure manufacturable solutions Support qualification, production ramp, and sustained manufacturing Mentor engineers and act as a technical test leader across product teams Job Qualifications: BS with a minimum of 12 years of experience OR MS with a minimum of 10 years of experience OR PhD with a minimum of 8 years of experience Strong hands‑on experience with CP/FT test program development Experience with Advantest 93K ATE platform Solid understanding of DFT and silicon debug Proven experience supporting production and working with offshore test partners Strong problem‑solving and cross‑functional communication skills The annual salary range for California is $178,500 to $331,500.
- You may also be eligible to receive incentive compensation: bonus, equity, and benefits.
- Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure.
- Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.
- Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
- We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
144 positions
Job ID
/job/SAN-JOSE/ATE-Test-Engineering-Architect_R53934-1
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Senior Director, Architecture Research Lab
San Jose, California, United States|Other
Micron Technology
PRINCIPAL ENGINEER, SSD VALIDATION
MSB, Singapore|Other
Micron Technology
MGR, F16 HVM PROCESS WET/CMP
Taichung - Fab 16, Taiwan|Other
Micron Technology
Shift Engineer, MTB PWF WET
Taichung - MTB, Taiwan|Other