Opens broadcom.wd1.myworkdayjobs.com in a new tab
About This Role
- You will contribute to the development of complex SOCs targeted towards Touch Controllers/Wireless Charging Chips and other new initiatives.
- As a verification engineer, your responsibilities will include: Architecting block and full-chip verification environments using HVLs (UVM) and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces.
- Using your thorough knowledge of mixed-signal simulations (AMS, Spice, etc), developing test plans and coverage metrics from specifications and writing block and chip-level tests.
- Debugging RTL and Gate simulations and work with design engineers to verify fixes.
- Writing diagnostics for validation of FPGA prototype (pre-tapeout) and ASIC.
- Replicating silicon bugs in simulation environments and validating fixes or SW workarounds.
- Converting verification tests to test patterns and assisting Test Engineers on ATE vector bring up.
- Evaluating latest verification methodologies and developing scripts etc. to automate verification flows.
- Experience understanding and verifying low power silicon for mobile applications with good knowledge of UPF low power verification flow Ability to take customer requirements to verify full chip design and architecture Qualifications: Bachelors in Engineering and 12+ years of related experience; or Masters degree in Engineering and 10+ years of related experience; or PhD in Engineering and 7+ years of related experience MS or PhD is preferred Additional Job Description: Compensation and Benefits The annual base salary range for this position is $127,100 - $226,000 .
- This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
- Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time.
- The company follows all applicable laws for Paid Family Leave and other leaves of absence.
- We will also consider qualified applicants with arrest and conviction records consistent with local law.
- If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Tools & Skills
Languages
Sourced directly from Broadcom’s career page
Your application goes straight to Broadcom.
Opens broadcom.wd1.myworkdayjobs.com in a new tab
Specialisation
Salary range
₹5-12 LPA to ₹40-70 LPA
Open roles at Broadcom
398 positions
Job ID
/job/USA-CA-San-Jose-Innovation-Drive/Senior-ASIC-DV-Engineer_R025460
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Verification roles
Analog Devices
Staff Physical Verification Engineer
India, Bangalore, Aveda Meta|Verification
Analog Devices
Senior Design Verification Engineer
India, Bangalore, Aveda Meta|Verification
Analog Devices
Senior Design Verification Engineer
India, Bangalore, Aveda Meta|Verification
NVIDIA
Senior ASIC Verification engineer
India, Bengaluru|Verification