Opens broadcom.wd1.myworkdayjobs.com in a new tab
About This Role
- This opening work on chip design which enables 10Gbps/40Gbps/100Gbps/400Gbps backplane/cable/optical fiber communication architect block level design specifications from the marketing requirements and/or system requirements prepare detailed design document, timing constraint file HDL coding, equivalency checking, STA result review, CDC checks, Lint checks, RTL/gate level simulations & silicon debugging scripting for various IC design tasks such as STA, equivalency checks, test bench, simulations, synthesis, etc. prepare block level resource requirements & development schedule generate verification & test plans for design validation Perform design tradeoff analysis – leakage, dynamic power, die size, schedule, resource, priority, etc. silicon bring up Job Requirement: B.S degree in EE or computer Engineering.
- Minimum of 12 years of work experience with direct related technical skill M.S degree/Ph.D in EE or Computer Engineering with 10 years of work experience.
- Good knowledge of ARM subsystem Good knowledge of high speed digital circuit design.
- Good knowledge of 10G/100G Ethernet and OTN network Good knowledge of digital signal processing and error correction code is a plus Strong analytical and problem solving skills as well as hands-on lab debugging experiences Good knowledge of RTL simulation and synthesis.
- In-depth knowledge for design for low power and design for test and design for manufacturing.
- Good Knowledge in languages relevant to the ASIC development process including Verilog, VHDL, Unix/Perl Scripting or Python, and C.
- Experience with High-level Synthesis in design and verification is a plus.
- Self-motivated, excellent communication skills and ability to excel in a team environment.
- Good organization skills, able to follow through & bring issue to closure Understand the entire IC development flow & procedure including silicon volume production qualification requirements & procedures Enthusiastic & enjoy IC development works DSP design knowledge is a plus Knowledge Backplane/cable/optical fiber communication is a plus Be able to work with teams at remote locations with different time zone.
- Additional Job Description: Compensation and Benefits The annual base salary range for this position is $127,100 - $203,400 This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
- Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time.
- The company follows all applicable laws for Paid Family Leave and other leaves of absence.
- We will also consider qualified applicants with arrest and conviction records consistent with local law.
- If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Sourced directly from Broadcom’s career page
Your application goes straight to Broadcom.
Opens broadcom.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Broadcom
398 positions
Job ID
/job/USA-CA-Irvine-Alton-Parkway-Bldg-2/R-D-IC-Design-Engineer_R024629
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Micron Technology
FE CPIE RDA Defect Engineering Snr Engineer/Principal Engineer
Taichung - Fab 16, Taiwan|Other
Micron Technology
2024 Micron Autumn Campus Job Fair - 秋季徵才
2 Locations|Other
Micron Technology
MTB PWF DEBOND Equipment Engineer
Taichung - MTB, Taiwan|Other
Micron Technology
MTB PWF BOND Process Engineer
Taichung - MTB, Taiwan|Other