Opens broadcom.wd1.myworkdayjobs.com in a new tab
About This Role
- This opening is for working on chips that enable Physical Layer Products for High Speed Optical Communication.
- Architect block level design specifications from the marketing requirements and/or system requirements Prepare detailed design document, timing constraint file RTL coding, Lint checks, CDC, Synthesis, Equivalency checking, STA, RTL/gate level simulations & silicon debug Scripting for various IC design tasks such as STA, equivalency checks, test bench, simulations, synthesis, etc.
- P repare block level resource requirements & development schedule generate verification & test plans for design validation Perform design tradeoff analysis – leakage, dynamic power, die size, schedule, resource, priority, etc.
- Silicon bring up and validation, ATE program bring up Job Requirement: B.S degree in EE or computer Engineering.
- Minimum of 12 years of work experience with direct related technical skill M.S degree/Ph.D in EE or Computer Engineering with 10 years of work experience.
- Good knowledge of ARM subsystem Good knowledge of high speed digital circuit design.
- Good knowledge of digital upsampling/downsampling Good knowledge of 10G/100G/200G/400G/800G Ethernet and OTN network.
- Good knowledge on FEC (Forward Error Correction) design.
- Good knowledge of digital signal processing and error correction code is a plus Strong analytical and problem solving skills as well as hands-on lab debugging experiences Good knowledge of RTL simulation and synthesis.
- In-depth knowledge for design for low power and design for test and design for manufacturing.
- Good Knowledge in languages relevant to the ASIC development process including Verilog, VHDL, Unix/Perl Scripting or Python, and C.
- Self-motivated, excellent communication skills and ability to excel in a team environment.
- Good organization skills, able to follow through & bring issue to closure Understand the entire IC development flow & procedure including silicon volume production qualification requirements & procedures Enthusiastic & enjoy IC development works Be able to work with teams at remote locations with different time zone.
- Compensation and Benefits The annual base salary range for this position is USD 143,800.00 To USD 230,000.00 As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth.
- All subject to relevant plan documents and award agreements.
- Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time.
- The company follows all applicable laws for Paid Family Leave and other leaves of absence.
- We will also consider qualified applicants with arrest and conviction records consistent with local law.
- If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Sourced directly from Broadcom’s career page
Your application goes straight to Broadcom.
Opens broadcom.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Broadcom
362 positions
Job ID
/job/USA-CA-San-Jose-Innovation-Drive/R-D-Engineer-IC-Design_R026035
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Micron Technology
Microsoft 365 Administrator
Boise, ID - Main Site|Other
Micron Technology
ESI AI Strategy Engineer
Boise, ID - Main Site|Other
Micron Technology
Principal/Senior Advanced Packaging Development Process Engineer
Fab 10A, Singapore|Other
Micron Technology
Staff/Senior Engineer, Operations Central Team, Manufacturing Technology Enablement Contamination Control
Hiroshima - Fab 15, Japan|Other