Infrastructure AI/ML Engineer for Memory Design, Characterization, and Yield Optimization
Opens broadcom.wd1.myworkdayjobs.com in a new tab
About This Role
- Infrastructure AI/ML Engineer for Memory Design, Characterization, and Yield Optimization Job Description The Central Engineering Group is seeking an energetic, visionary, and passionate Infrastructure AI/ ML Engineer to lead the Agentic AI Infrastructure development workflow for memory design, characterization, and yield optimization.
- In this role, you will collaborate with memory designers and DFT experts to build Agentic AI workflows that drive the development of state-of-the-art embedded memories optimized for PPA, DFT, and yield.
- Minimum Education & Experience Qualifications ● Experience: 15+ years of progressive, relevant experience in Memory design, DFT, Silicon Yield Analysis, software architecture and AI systems engineering. ● Education: Master’s degree or Ph.D. in Electrical Engineering or Computer Engineering.
- Key Job Responsibilities ● Conceptualize, architect, deploy, and scale robust, distributed multi-agent AI frameworks tailored to transform intricate memory design workflows optimized for performance, power, area, and yield ● Orchestrate long-horizon, autonomous agent executions capable of managing multi-step reasoning, task decomposition, and decision-making across all phases of memory design development, silicon bring-up, and yield analysis ● Seamlessly integrate Large Language Model (LLM)-driven agent pipelines with core Electronic Design Automation (EDA) suites, custom in-house software tools, and enterprise data repositories. ● AI-Driven Debug: Develop and deploy ML models to automate the classification of scan failures (Chain, Stuck-at, Transition) and correlate them with design-for-test (DFT) structures. ● Predictive Yield Modeling: Integrate high-dimensional data—including Fab process parameters, PCM (Process Control Monitoring), and E-test data—to predict yield excursions before they hit the assembly line. ● Partner collaboratively with Memory Design Leads, EDA Tool Specialists, and Infrastructure Engineers to distill complex, domain-specific hardware engineering methodologies into modular, goal-driven agentic workflows. ● Align AI workflow capabilities directly with organizational efficiency targets and technical milestones across the Central Engineering Group.
- Required Skillset & Technical Competencies ● Memory Design, Characterization and Yield Analysis: ● Experience designing and characterizing embedded memory in advanced technology process nodes ● Experience in compute-in-memory design and architecture ● AI Engineering & Multi-Agent Expertise: ● Experience architecting production-grade LLM applications: multi-agent orchestration, function-calling/tool-use, and retrieval-augmented generation (RAG). ● Experience integrating agentic systems with enterprise tools, services, and knowledge sources – including building and consuming Model Context Protocol (MCP) servers, and packaging reusable agent capabilities (e.g., Agent Skills). ● Deep experience with agent orchestration frameworks such as LangGraph. ● Semiconductor Domain Knowledge & EDA Tooling: ● Fundamental grasp of chip design methodologies, IP block development lifecycles, and verification environments. ● Hands-on familiarity with industry-standard EDA tooling and frameworks from Synopsys, Cadence, and Siemens EDA, alongside SystemVerilog & UVM verification environments. ● Software Engineering & Infrastructure Mastery: ● High proficiency in core programming languages and system design concepts, specifically Python and TCL. ● Expertise in microservices architecture, REST APIs, Docker, Kubernetes, Sandboxing, and config-driven workflow orchestration engine design. ● AI System Verification & Data Engineering: ● Proven experience establishing evaluation metrics, testing benchmarks, and safety guardrails for non-deterministic AI systems in high-stakes environments. ● Technical depth in Vector Databases, and cloud-native containerized orchestration pipelines.
- Compensation and Benefits The annual base salary range for this position is USD 150,800.00 To USD 241,200.00 As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth.
- All subject to relevant plan documents and award agreements.
- Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time.
- The company follows all applicable laws for Paid Family Leave and other leaves of absence.
- We will also consider qualified applicants with arrest and conviction records consistent with local law.
- If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Sourced directly from Broadcom’s career page
Your application goes straight to Broadcom.
Opens broadcom.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Broadcom
356 positions
Job ID
/job/USA-TX-Austin---River-Place-B7/Infrastructure-AI-ML-Engineer-for-Memory-Design--Characterization--and-Yield-Optimization_R027297
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Staff Engineer, SRAM Circuit Design
San Jose, California, United States|Other
Samsung Semiconductor
Senior Manager, Memory Sales
San Jose, California, United States|Other
Micron Technology
CMP PROCESS ENGINEER
Taichung - Fab 16, Taiwan|Other
Micron Technology
Senior Manager, FE Central PQE (Deviation Management)
Fab 10A, Singapore|Other