Opens broadcom.wd1.myworkdayjobs.com in a new tab
About This Role
- Broadcom is searching for an ASIC top level floorplan Physical Design Engineer to join the Asic Products Division.
- This position involves working with the latest technology to continue driving next generation Artificial Intelligence and PCIe Switch Products.
- More specifically, this position will require in-depth knowledge and expertise in all Physical Design aspects of taking RTL to silicon tape-out.
About This Role
- Compensation and Benefits The annual base salary range for this position is $143,800 - $230,000 .
- As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth.
- All subject to relevant plan documents and award agreements.
- Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time.
- The company follows all applicable laws for Paid Family Leave and other leaves of absence.
- We will also consider qualified applicants with arrest and conviction records consistent with local law.
- If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Sourced directly from Broadcom’s career page
Your application goes straight to Broadcom.
Opens broadcom.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Broadcom
339 positions
Job ID
/job/USA-CA-San-Jose-Innovation-Drive/ASIC-Implementation-Engineer_R026307
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Micron Technology
Senior Engineer, IPDev Layout
Hyderabad - Phoenix Aquila, India|Other
Micron Technology
INTERN_mNAND System Architecture
Arzano (NA), Italy|Other
Micron Technology
Senior/Engineer, NAND Wafer Level Reliability & Design
Fab 10N/X, Singapore|Other
Micron Technology
Senior Engineer, STPG PE (FDV-Verilog)
MSB, Singapore|Other