Opens broadcom.wd1.myworkdayjobs.com in a new tab
About This Role
- Would you like to conceive and develop leadership silicon technology for datacenter and other cloud operators? Come join the team creating technology that fuels AI, and cloud mega data centers.
- Be part of developing our next generation product in a series of high throughput Ethernet products that deliver unprecedented performance at critically important power efficiency.
- We are looking for engineers that want to create new designs that can evolve rapidly over the next several generations in a very dynamic market.
- You can become a member of an extremely skilled and efficient group of engineers working on PCIe and other host interfaces.
- This is a rare opportunity to be part of an emerging product line, the lead product for a new line of devices.
- The candidate will work with our worldwide design and architecture team, to develop a new world class device.
- All aspects of front end design will be involved, along with opportunities for technical leadership.
- BSEE and 8+ years of industry experience in high speed communication chip architecture and RTL design or MSEE and 6+ years of industry experience.
- Strong knowledge & background in either ethernet controller or PCIe, is highly desired.
- Hands-on experience in the ASIC design process; including architecture definition, RTL coding, simulation/verification, synthesis, timing closure, and silicon validation are required.
- Must have strong communication and documentation skills and have scripting skills using either Python/Perl.
- Must be a self-starter and a strong team player.
- Open to hiring in Irvine, CA, San Jose, or Richmond BC, Canada.
- Compensation and Benefits The annual base salary range for this position is USD 121,900.00 To USD 195,000.00 As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth.
- All subject to relevant plan documents and award agreements.
- Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time.
- The company follows all applicable laws for Paid Family Leave and other leaves of absence.
- We will also consider qualified applicants with arrest and conviction records consistent with local law.
- If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Sourced directly from Broadcom’s career page
Your application goes straight to Broadcom.
Opens broadcom.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Broadcom
356 positions
Job ID
/job/USA-CA-Irvine-Alton-Parkway-Bldg-2/ASIC-Design-Verification-Engineer_R027353
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Staff Engineer, SRAM Circuit Design
San Jose, California, United States|Other
Samsung Semiconductor
Senior Manager, Memory Sales
San Jose, California, United States|Other
Micron Technology
CMP PROCESS ENGINEER
Taichung - Fab 16, Taiwan|Other
Micron Technology
Senior Manager, FE Central PQE (Deviation Management)
Fab 10A, Singapore|Other