Opens analogdevices.wd1.myworkdayjobs.com in a new tab
What You'll Do
- Lead RTL digital design for complex blocks and subsystems Execute full digital design flow including synthesis and static timing analysis Collaborate with DFT teams to integrate scan and test features Support place‑and‑route activities including timing closure and ECO implementation Partner with physical design teams to resolve layout‑dependent timing and power issues Participate in design reviews and contribute to methodology improvements Document design specifications and implementation results Required Skills and Experience Strong expertise in digital circuit design and RTL development (Verilog/SystemVerilog) Solid understanding of digital design flows: synthesis, STA, and physical implementation Experience with synthesis using Cadence Genus Experience with place‑and‑route (physical layout design) using Cadence Innovus Working knowledge of DFT concepts and implementation tradeoffs Strong English written and verbal communication skills Ability to collaborate effectively across global, cross‑functional teams Preferred Skills Experience with complex SoC or mixed‑signal designs Familiarity with industry‑standard digital interfaces Exposure to advanced CMOS process technologies Experience mentoring junior engineers or leading technical initiatives Technical Scope Block‑ and subsystem‑level digital ownership with physical‑aware design decisions Timing constraint definition and management Active involvement in timing closure and late‑stage optimization Collaboration and Impact Work closely with global design teams across multiple time zones Contribute to coding standards, design flows, and best practices Influence product quality and execution predictability on high‑impact programs Why Join ADI At Analog Devices, you will work on meaningful engineering problems with real‑world impact alongside world‑class engineers.
- ADI fosters a culture of technical excellence, continuous learning, and collaboration, providing opportunities to grow while contributing to technologies that shape the future of the intelligent edge.
- For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export licensing approval from the U.S.
- Department of Commerce - Bureau of Industry and Security and/or the U.S.
- Department of State - Directorate of Defense Trade Controls.
- As such, applicants for this position – except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) – may have to go through an export licensing review process.
- We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.
- Job Req Type: Experienced Required Travel: Yes, 10% of the time Shift Type: 1st Shift/Days
Sourced directly from Analog Devices’s career page
Your application goes straight to Analog Devices.
More from Analog Devices (925 roles)
Opens analogdevices.wd1.myworkdayjobs.com in a new tab
Specialisation
Salary range
₹5-12 LPA to ₹40-70 LPA
Open roles at Analog Devices
925 positions
Job ID
/job/China-Shanghai-Puxi/Staff-Engineer--Digital-Design-Engineering_R262078
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar RTL Design roles
Samsung Semiconductor
Staff Engineer, RTL Design
San Jose, California, United States|RTL Design
Samsung Semiconductor
Senior Engineer, RTL Design
San Jose, California, United States|RTL Design
Analog Devices
Staff Engineer, Digital Design Engineering
2 Locations|RTL Design
NVIDIA
Staff System Software Engineer, RTL-to-GDS Flow Platform
US, CA, Santa Clara|RTL Design